Noise immunity is becoming one of the most important design parameters for deep-sub-micron (DSM) 
Introduction
The technology of interest for research on CAD for integrated circuits aimed at a 10-15 year time frame should assume feature sizes below 100 nm (deep sub-micron or DSM). According to the National Technology Roadmap for Semiconductors (NTRS'97) the prediction for the year 2009 is: technology norm 0:07m, 520M transistors per chip, 2500 MHz on-chip clock, area 620mm 2 and 8-9 wiring levels [5, 10] . It is now common to point out that for DSM noise immunity is becoming a metric comparable in terms of importance to area, timing and power [5, 9, 25] . Among noise sources one usually considers the following:
cross coupling capacitances and charge sharing (crosstalk), power and ground noise, including simultaneous switching noise, alpha particle radiation, substrate noise, electro-magnetic radiation from external sources. Immunity against external noise sources (the last three items) can be ensured for DSM by the same means as for VLSI (by means of appropriate packaging and electro-magnetic isolation). Contrary to that, the problem of internal noise immunity becomes much more severe due to the following reasons: increasing capacitive coupling (closer packing, nonuniform geometrical scaling, etc.), lower noise margins (due to scaling down power supply and threshold voltage), higher speed of voltage changes. Crosstalk and simultaneous switching noise are identified as a major source of problems during DSM layout synthesis.
The absence of a common clock in asynchronous systems somewhat helps to avoid the simultaneous switching noise. Recent investigations [19] show that by a self-timed approach one might reduce not only simultaneous switching noise, but also the high frequency components of noise (400% reduction for peak switching current [19] ) and Electro-Magnetic Interference by an order of magnitude with respect to a comparable synchronous design.
However, for crosstalk noise an asynchronous approach gives no immediate advantage in comparison to synchronous circuits. A straightforward way to reduce noise would be to constrain the layout synthesis step, by forbidding the adjacency of noisy wires. The drawback of this approach is that the information on which wires are subject to crosstalk will be available, with current synthesis-based methodologies, only at a later stage (namely after extraction and back-annotation). Crosstalk noise reduction thus requires a potentially large number of iterations between layout and analysis steps, without any guarantee of convergence.
Thus researchers are beginning to advocate a new design flow, in which design errors (in particular due to noise) are identified as early as possible in the flow, and avoided by constraint propagation to subsequent steps. Hence one can speak of "design for low noise" in the same way as design for low power or design for testability.
An important step in this direction was made by Kirkpatrick and Sangiovanni-Vincentelli in [11, 12] . They suggested to extract information about the possible sources of noise at the logic (gate netlist) level, and use it to guide the layout tools. The goal of this paper is to extend that work to the asynchronous sequential logic level, so as to raise the level of abstraction to the asynchronous behavior level. The possible advantages are twofold:
1. we can apply to the reduction of noise local transformations that are only possible at the behavior level (e.g., reshuffling of transitions), 2. we provide a uniform approach for noise analysis and avoidance in both sequential and combinational circuits, while the methods of [11, 12] were mainly targeted for combinational circuits (the analysis of sequential parts was complex and approximate).
These techniques can be combined together with traditional methods for constrained layout synthesis. Behavior transformations make the layout problem much easier, because they partly (and sometimes completely) remove the sources of crosstalk noise.
The novelty of this work with respect to existing approaches for noise avoidance is illustrated in Figure 1 . 
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Figure 1. Techniques for low noise design
In this paper we concentrate on noise avoidance within control circuits only, for the following two main reasons:
1. Datapaths are very regular, hence during layout the task of noise avoidance within the datapath itself is easier to solve. Moreover, datapath and control can be segregated reasonably well, thus reducing the possibility of crosstalk between these two.
2. In general it is possible to use a behavioral description in which the datapath transitions are specified together with control events, as symbolic events. This extension would allow one to consider also the datapath within the suggested framework.
The paper is organized as follows. Section 2 discusses the source of crosstalk noise and its effects in terms of circuit faults. Section 3 reviews some asynchronous behavior models: State Graphs (SG) and Signal Transition Graphs (STG). Sections 4 and 5 present and extend the concept of digital sensitization to asynchronous sequential circuits [11, 12] , and apply it to the analysis of crosstalk noise. Section 6 discusses under which conditions one can use behavioral (SG and STG) models for noise analysis, instead of detailed simulation or conditions developed for combinational logic in previous work. Section 7 sketches some of the algorithms for analysis (noise-isolated pair extraction) and synthesis (aggressor concurrency reduction and reduction of temporal adjacency) based on the previous discussion. Section 8 describes preliminary experimental results that show the promise of our approach. Section 9 concludes the paper and discusses several topics for future research.
Crosstalk Noise and Circuit Faults
Two main types of faults can be caused by noise [20] . The source of crosstalk noise lies in the interaction between adjacent wires, due to the coupling capacitance between them (hence it is also called coupling noise). Of course, working at the logic level means that we must talk about the future possibility of such interaction, if layout tools do not take appropriate precautions (e.g., shielding, segregation, and so on).
For an arbitrary pair of wires (a, v) we will call a the aggressor and v the victim, if a transition on a might produce a noise-generated fault on (any segment of) v. Clearly, the same pair of wires can play opposite roles in different phases of the operation of the circuit, and even at the same time. Noise analysis at the layout level can be confined to immediate adjacent lines, since they act as shields and protect a "victim" from other "aggressors" [30] . The total crosstalk noise voltage on a wire can be computed as the sum of the individual noise contributions of each of adjacent aggressors.
Transient and delay faults generated by noise are of a different nature and can happen in two different scenarios.
1. In order for a transient fault to occur on a victim line that should normally keep a stable value, a short pulse must be generated on the victim due to transitions on adjacent aggressor lines. Fortunately, the voltage swing of a victim line in response to a transition on a single adjacent line is small enough [9, 8] and can be successfully filtered by the rest of the circuit. However, the cumulative effect of two lines switching in the same direction might produce a pulse sufficient to be sensed by gates connected to the victim line. Therefore for transition faults we will consider only the situations when two or more aggressors are switching the same direction. A known design solution is to space the tracks further apart than the minimum. However, this does not extend to DSM. Even with a line spacing that is twice the minimum, for a 70 nm technology the coupling noise due to two aggressors switching in the same direction, with the victim wire in between, will exceed 30% of V dd [5] .
Therefore, solving the problem of crosstalk noise in DSM requires a design methodology that does not tackle it at the layout level only, but at the logic and behavioral levels as well.
2. When considering delay faults due to noise, one should consider a different scenario. A delay fault happens because of an interaction between wires having simultaneous transitions in opposite directions [11, 12] . The coupling between them might induce an additional delay by injecting charge on the more weakly driven wire, which will slow down its switching 2 .
Faults generated by noise are dangerous only if they can influence the rest of the circuit. In this sense we can consider noise generation and noise propagation conditions. In order to increase noise immunity, one can either reduce noise generation or reduce noise propagation. These issues are considered in more detail in Section 4. 
Behavioral models and Logic Implementability
In this subsection we assume the reader to be familiar with Petri nets, a formalism used to specify concurrent systems. We refer to [23] for a general tutorial on Petri nets and to [15] for a review of applications of Petri nets to asynchronous design.
State Graphs
A State Graph (SG) is a labeled directed graph whose nodes are called states. Each arc of an SG is labeled with an event, that is a rising (a+) or falling (a,) transition of a signal a in the specified circuit. We also allow the notation a if we are not specific about the direction of the signal transition. 
Signal Transition Graph
A Signal Transition Graph (STG) is a Petri net in which transitions are labeled with the same type of events that we defined for SGs, i.e. rising and falling signal transitions [4] . An STG has an associated SG in which each reachable marking corresponds to a state and each transition between a pair of markings corresponds to an arc labeled with the same event as that labeling the transition.
Although STGs with bounded reachability space and SGs have the same descriptive power, STGs can usually express the same behavior more succinctly. In addition to consistency, speed independence and Complete State Coding (CSC) are two properties required for an SG to be implementable as a hazard-free asynchronous circuit [13] .
Excitation and quiescent regions. Next-state function.
The excitation region (ER) of event a is the set of states such that 8s 2 ERa : s a !. The quiescent region (QR)
of event a with excitation region ERa , is a set of states in which a is stable and keeps the same value, i.e. for ERa+ (ERa, ), a is equal to 1(0) in QRa+ (QRa,).
In Figure 3 .b, ERx, = f101; 111g and QRx, = f001; 011; 010g. The symbol 0 (1 ) indicates that a rising (falling) transition of the corresponding signal is enabled in that state.
The implementation of an SG as a logic circuit is done through the definition of the next-state function for each output 3 In general this may require the creation of new internal signals. In this paper we only consider SGs that are already implementable in a given standard cell library. See [6] for techniques to ensure gate-level implementability.
signal and binary vector. It is defined as follows:
The next-state function f a is correctly defined when the SG has the CSC property, i.e., when there is no pair of states s; s 0 such that vs = vs 0 and s 2 ERa+ QRa+ and s 0 2 ERa, QRa,. Note that f a is an incompletely defined function with a don't care (DC) set corresponding to those binary vectors without any associated state in the SG.
In the SG of Figure 3 .b, the DC set is empty since all binary vectors have a corresponding state in the SG. As an example, f101 = 011 since signals x and y are enabled in that state.
The Karnaugh maps for the next-state functions are depicted in Figure 3 .c.
From the next-state functions, a logic circuit can be derived by implementing the boolean equation of each output signal as an atomic complex gate, as shown in Figure 3 .d. This is called a complex gate implementation. If the original SG is consistent and speed-independent then the corresponding complex gate implementation will be speed-independent as well [22] .
Digital Sensitivity and Noise Avoidance
The digital sensitivity approach [11, 12] suggests a constraint-driven design methodology in which the information extracted from logical or timing correlations between signals are provided to a layout synthesis tool (a constraint-based channel router). In the simplest case this information indicates which sets of wires should not be routed adjacent to each other, because of the logical possibility of noise. The latter gives a set of (usually conservative) constraints for a layout tool, that if satisfied guarantee that a circuit does not have noise-generated faults.
From the discussion of Section 2 on the sources of the faults, it follows that noise generation always happens due to several signals switching at the same time. Therefore, conditions for noise generation can be checked by analyzing the concurrency relations between signal transitions. The information on concurrency is explicitly represented in the behavior models that we consider. In particular, two transitions a and b are concurrent (a* jjb) if they are enabled in the same state of an SG, The following SG-based algorithm identifies sets of wires that might potentially be sources of noise faults. This algorithm formalizes the conditions of occurrence of noise faults which were presented in Section 2. Hence in this example Noise = fy;z; x; z; yg.
For those signals that successfully pass the check about noise faults (i.e. for those that are not included in the Noise set) we will talk about logic separation. Hence, so far the notion of logic separation of signals is based completely on the analysis of the ordering/concurrency relations between transitions in the behavioral (STG) specification. However, two transitions that are concurrent in the specification do not necessarily happen ("fire") concurrently in the circuit. This is because delays of circuit gates and wires may actually cause two signals that are specified as concurrent (e.g., pairs of gates triggered by the same transition) to actually always occur in a specific order. For this reason, the concurrency relation in the specification is a conservative approximation of reality. Refinement of concurrency is thus possible, either by considering the implementation (when delay estimation becomes possible) or by making some "reasonable" timing assumptions, which must then be satisfied (e.g., by transistor sizing or constrained routing) by the implementation. If signals are not logically separated, but according to these timing informations we can conclude that, for example, they cannot switch at the same time, we will talk about temporal separation.
Temporal separation can be checked in a way similar to the algorithm of Figure 4 . In [29, 14] it was shown that timing constraints can be captured at the STG level, by introducing timing arcs that reduce the potential concurrency of signals. From such STG with timing arcs one can generate the SG and apply the same algorithm to it. The resulting Noise set will contain tuples of signals that do not have logical nor temporal separation.
A further refinement of these sets of potentially noisy signals could be obtained by considering the noise propagation conditions. If some signals are not separated (logically or temporally) and could generate a crosstalk noise, we would still have no problems if the generated noise faults could not propagate through the circuit. Suppose, for example, that a transient fault on wire a happens at a time when for all fanout gates of a some input different from a has a controlling value. Then the behavior of the fanout of a does not actually depend on the value a, and any transient fault affecting a could not propagate within the circuit (the formal conditions of noise propagation are considered in Section 5).
If for a set of signals the conditions for noise generation or propagation are not satisfied, then the set is said to be isolated from crosstalk noise. The level of digital isolation from crosstalk noise is the percentage of signal pairs for which the circuit is isolated from crosstalk noise (isolated pairs), considering each signal as a victim candidate.
According to [12] , about 50% of digital isolation is needed to have a reasonable impact on the reduction of circuit area after layout, due to a smaller set of layout constraints.
The main improvement introduced by this work with respect to the contribution of [11, 12] is the consideration of behavioral sequential models in the digital sensitivity approach. The STGand SG-based methods that we suggest can be useful both for efficient derivation of isolated pairs and for increasing the digital isolation through specification transformations.
In Section 8 it will be shown that the combination of behavior transformations together with reasonable timing assumptions allows us to reach about 80% of digital isolation in average.
The methodology for low-noise asynchronous circuit design includes the following steps: 
Improving logical and temporal separations of signals.
This might be achieved by optimizations of behavioral specifications aimed at noise avoidance. These optimizations include a) signal reshuffling and concurrency reduction [7] (logical separation) and b) timing assumptions [14] (temporal separation).
3. Logic optimization for low noise. Logic functions for gates might be chosen according to a cost function evaluating noise. This requires different approaches to minimization (e.g., introducing redundancy in the circuit in order to avoid noise propagation). Similar ideas were exploited in an alternative wiring scheme from [18] .
4. Clustering for reduction of crosstalk noise. Interconnections could be divided into local and global levels.
The global level (top layers of interconnect structure [2] ) should include all (or most of) the long wires that could be dangerous from the point of view of crosstalk just because of the long cross couplings.
The local level (lower layers of interconnect) should be used only for short distance interconnects, but could still suffer from crosstalk noise because of high density (local lines are usually restricted to lengths less than 3mm, however starting at technologies beyond 0.18 m they become vulnerable to crosstalk as well [25] ).
We could potentially exploit this fact and divide large circuits into relatively small "islands", connected with each other by global and vertical interconnects. Crosstalk noise analysis and synthesis could be done separately for each "island", that could be small enough to apply our behavior specification techniques
The techniques presented in the paper mainly concern items 1, 2 and 3 from the list above. Item 4 gives a more systematic approach for the avoidance of noise, but it is still an open area for research.
Digital sensitivity analysis
The analysis of logical or temporal separation 4 requires one to consider each signal as a potential victim, and identify sets of states in which the signals might be a subject to noise faults. Definition 5.1 (Fault Sets) 4 As mentioned in Section 4, temporal separation can be reduced to logic separation by considering the SG obtained from an STG with added timing constraints. Note that these three sets are subsets of those (of aggressor/victim signal tuples) computed by the Algorithm in Figure 4 . The conditions under which a noise tuple is not actually dangerous differ for transient and delay faults:
The
A transient fault appears as a short pulse (hazard) on a wire when it should keep its value stable. Therefore circuit malfunction is avoided if each one of these pulses is either eliminated (by changing the behavioral specification or the logic), or identified as not dangerous (because the involved signals actually do not switch concurrently due to some known timing properties of the circuit), or filtered by the circuit (if its fanout gates are not sensitive to its changes, or due to the inertial nature of gates). In this work, we will use sensitivity analysis to identify potentially dangerous transient faults, and logic (concurrency reduction) as well as timing methods to eliminate those that have been identified as dangerous.
A delay fault happens when a signal is changing according to the specification, but the delay of its transition is affected by noise. In this case, it is impossible to filter the propagation of the transition, because it is part of the functional specification. Therefore, the fault can be either eliminated or identified as not dangerous (in the same way as in the case of transient faults).
The latter can be done by a timing analysis of the fault conditions, and is discussed in Section 6. In the rest of this section we will concentrate on logic methods for checking and avoiding noise. They can be naturally illustrated by the consideration of transient faults. The extension of the technique to delay faults is discussed later in Section 6.
Transient fault propagation.
The formal conditions of transient fault propagation can be formulated in terms of sensitization [21] .
Sensitization of a gate g with respect to signal b captures the conditions under which the value at a gate output depends on the value of b. Formally, when g implements Boolean function F, its sensitization with respect to b is: Sens F b = dF db . The inverse of gate sensitization (observability don't care, ODC) gives conditions under which the value on a wire cannot affect a gate output. In particular, if a transient fault on wire b occurs in a circuit state in which gate g is not sensitized to b, then the fault cannot propagate through the gate. The idea of using gate sensitization for checking noise fault propagation in a circuit was first suggested in [12] . 6 Noise Analysis using STG and SG
Definition 5.2 (Digital sensitivity)
Sens
Transient faults
When discussing digital sensitivity (Section 5), we made several simplifications that need to be justified. Simplification 1. The suggested method treats transient faults one at a time, assuming that faults are not influencing each other.
We neglect the effects of fault interference, because the probability of two glitches arriving at the same time to the inputs of a gate seems to be rather small. This is similar to the assumptions that are traditionally made in testing, when considering single fault models versus multiple fault models [1] .
Simplification 2. Sensitivity analysis in general assumes that sensitivity conditions are calculated when an input set is applied to the circuit, and then the circuit has enough time to stabilize. This is like the standard fundamental mode assumption. However, circuits synthesized from an STG operate in I/O mode, which means that inputs might change while part of the circuit is still reacting to a previous input set.
Therefore, we need to discuss the assumptions under which this "static" view is applicable to a circuit operating in I/O mode.
Let us start from an example, and consider the STG in From DS k c = 0 one can conclude that the transient fault on wire c is not propagating through gate k because it is blocked by the controlling value 1 on wire a. However, in its own turn signal a is switching in state 1*1*100. Therefore, the propagation of a transient fault may depend on the relative propagation speed of the fault and some other transition (in this case a, propagating to the inputs of gate k). If we denote by wire delaya; k and wire delayc; k the delays of the wires between gates a and k and c and k respectively, then the blocking of a transient fault on wire c requires wire delaya; k wire delayc; k
The example in Figure 5 shows that signals which are enabled in a state that causes a transient fault are poor candidates for blocking the fault propagation. This leads to the notion of static sensitivity with respect to a state (the word "static" indicates that sensitivity conditions are stable at least for the considered state and its immediate successors). The latter means that some the inputs of gate Y (faninY ) have logical values that block propagation of a pulse on c to the output of Y . Moreover, due to Definition 6.1, these blocking signals are stable in state s. The blocking signals may, however, change their values when the gates in faninY will make transitions (e.g., gates X ; Z ; : : : ). These transitions in their own turn should be caused by changes of signals in faninX, faninZ; : : : (e.g., A; B). Figure 6 . If we denote by min wirefaninV the minimum delay among the wires in faninV and by min gatefaninV the minimum delay of gates in faninV , then the minimum delay of these paths would be: min V 2faninY min wirefaninV + min gatefaninY + min wirefaninY .
From here we can derive the worst case timing assumption that limits the applicability of static sensitivity: Notice that:
1. Timing assumption (T1) can always be satisfied in an implementation by delay padding of the gates in faninY .
Delay padding of a gate cannot affect the validity of other timing assumptions (due to consideration of states different from s), because the right hand side (T1) contains only a wire delay, not a gate delay. This gives simple proof of convergence of the delay padding procedure. The requirement (T1) is very similar to the conditions of hazard free implementation from [17] , where various delay padding algorithms are considered in detail.
2. However, (T1) is very difficult to satisfy by gate insertion or transistor sizing if wire delays dominate over gate delays. In this case, only relatively expensive constrained routing, with the goal of minimizing wire delay skew [27] , can be used. Hence it becomes desirable to refine (T1) and make it less conservative, if possible.
This refinement of timing assumptions can be performed using the following procedure Refine assumptions:
1. Start from state s that is the cause of a transient fault on wire c and such that SS g c; s = 0.
2. Traverse the SG up to the states s 0 2 S1 in which SS g c; s 0 6 = 0. The traversal in procedure Refine assumptions can be pruned by additional timing assumptions. For example, in some applications we could assume that the circuit environment is relatively slow. If the environment reaction is slower than the skew among wire delays, then we can stop our traversal earlier, by forbidding the firing of inputs.
Delay faults
In the previous section we discussed the conditions under which transient faults are filtered by the circuit. They are based on static sensitivity analysis together with timing assumptions which justify the analysis. This technique can also be extended for the analysis of delay faults. We briefly sketch how to apply it.
Delay faults produce changes in the temporal behavior of some events. These changes may be dangerous if some timing constraints are assumed for the correct behavior of the circuit. Unfortunately, any circuit not in the class of delay-insensitive circuits is vulnerable to delay faults.
Given that speed-independent circuits are correct under any gate delay, delay faults may only affect wires with isochronic forks [28] . If a wire v has a symmetric isochronic fork, a delay fault with v as a victim is always dangerous, no matter which branch of the fork it affects. In case of asymmetric isochronic forks, delay faults are only dangerous if they affect the fast branch to become slower (or vice versa -the slow branch to become faster).
A detailed analysis of different cases for delay faults is provided in [26] . Here we will give only a summary of it. 3. An analysis of delay faults propagation shows that under a conservative timing assumptions (similar to (T1)) no delay fault propagates through a circuit. Better (than (T1)) timing assumptions might be obtained via Procedure
Refine assumptions.
Based on analysis of noise faults generation and propagation we can suggest two extreme approaches for checking a noise isolation.
Optimistic approach
We assume that any timing constraint which is derived from a sensitization analysis for noise faults might be satisfied in an implementation. Hence transient faults which are not sensitized and all delay faults are neglected. The remaining faults are reported to layout tool as dangerous ones.
Conservative approach
No timing assumptions are used for separating faults on observable and not. Under this conservative view all transient faults and all delay faults (excluding exceptional cases (E1) and (E2)) are assumed to be dangerous.
In Section 8 we show the results of noise isolation only for optimistic and conservative approaches. However in practice it might be reasonable to use an intermediate solution which lies between these two extreme cases. For example we could assume the existence of a small set of timing constraints (either given a priori or produced by timing analysis) and only part of faults is filtered due to these constraints.
Implementation issues
The methods proposed in this paper have been implemented in the tool petrify. For preliminary experiments, the methods have been applied only to the synthesis of speed-independent circuits.
Two different aspects have been considered in the implementation: analysis and synthesis.
Analysis
Analysis has been reduced to the calculation of those wires subject to noise faults, according to the algorithm presented in Figure 4 . The analysis has been enhanced by [26] :
calculating the static sensitization of wires to report only those transient faults that may be propagated (see definition 6.1) and by doing a conservative estimation of the wire forks of the circuit, according to the case study presented in section 6.2. The estimation is conservative in the sense that no timing assumptions are done on the delay of the gates.
Synthesis
A method for synthesis aiming at the reduction of noise faults has also been implemented. The method is based on behavioral transformations of the specification to reduce the concurrency events that may act as aggressors. The algorithm consists of the following steps:
1. Derive a complex-gate implementation of the circuit 2. Analyze the circuit, as explained above, and derive the set of noise faults.
3. Create a list of "noisy" pairs of events with one pair a; b for each noise fault produced by a k b.
4. Transform the specification aiming at reducing the concurrency of the noisy pairs of events.
Synthesize the circuit.
The algorithm has been integrated in the phase of concurrency reduction of petrify [7] . The cost function has been biased towards reducing the concurrency of those pairs of events that are "noisy".
Experimental results
We made experiments with a known set of asynchronous benchmarks. The results are presented in table 1.
The experiment was organized as follows.
We implemented all the circuits by atomic complex gates, since the library is not crucial for the problem of noise avoidance.
We used the crosstalk analysis algorithm to discover dangerous (noisy) concurrent states, isolated pairs and noisy wire configurations for both conservative and optimistic assumptions.
We performed concurrency reduction for all dangerous concurrent states and used the crosstalk analysis algorithm (for almost all examples one reduction was enough).
The results of the first synthesis run (the circuit CIR ini ) are presented in columns 2-4 by showing the number of states n s in SG (G), the circuit area Ar (literals in factored form), and the percentage of concurrent states p c (p c = jSconj ns , where S con is a set of concurrent states and jSETj denotes the cardinality of set SET). The percentage of concurrent states is taken as a relative measure of performance, since concurrency is an important source of performance gains for asynchronous circuits 7 . The results of the application of the crosstalk analysis algorithm to this circuit are presented in column 5 -the digital isolation percentage -isol.
The results of the application of the concurrency reduction algorithm under conservative delay assumption are presented in columns 6-8 ("without sensitivity analysis"). The results of the application of the concurrency reduction algorithm under optimistic assumption ("with timing assumption") are presented in columns 9-12. From these preliminary experiments we can conclude that crosstalk noise avoidance using behavioral specifications is a very promising technique for asynchronous control circuits, because:
it can effectively extract all isolated and noisy wire configurations from the behavioral specification, and thus supply a set of constraints that can completely avoid crosstalk noise to the layout tools.
it simplifies the task of constrained layout generation by using noise avoidance techniques at behavioral and logic level.
These experiments showed that about 80% of noise isolation can be reached in average by behavioral transformations. Previous work [7] has confirmed that restricted behavioral transformations (concurrency reduction e.g.) allow the designer to save up to 20% of area under a small degradation of performance (below 5%). This gives a ground that, in the suggested methodology targeted for "low noise", the quality of implementation is not significantly degraded. In fact, the area of the circuits after noise avoidance has decreased in all our benchmarks.
Conclusion
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Incorporate the noise avoidance technique into the synthesis process from the very beginning. For example, one could use better the don't care information for the fanout of the victim wire to increase its isolation. Also, concurrency reduction could be integrated with timing constraints.
Noise avoidance using behavioral specifications could be better incorporated into a complete design flow. At higher levels of abstraction, it could be very useful to integrate it with clustering in hierarchical synthesis ( [24, 2] ). At lower levels, direct interaction with some constrained layout tools like [3, 11] or [31] could help both the layout tool and the logic synthesis tool by exchanging information on the relative ease of solving some noise cases by layout or logic.
Most steps of our algorithms (except for the current version of logic synthesis) could be implemented using only STGbased methods (STG unfolding analysis [16, 15] ), that are often faster than SG-based methods and cope better with the state explosion problem. These techniques, together with the hierarchical approaches mentioned above, would allow us to tackle realistic design problems. [30] pointed out that the digital sensitivity approach has also some problems:
In case the victim wire v is coupled to many aggressors, a capacity charge sharing model must be used to find the amplitude of the noise pulse. The corresponding physical effect can only be conservatively broken down into pairs of potential noise contributions.
The problem of wire ordering to minimize total noise is NP-complete.
Our approach, that considers also sequential information helps solving both problems, by reducing the number of pairs that must be considered,
